

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
)
Yoshihiro NISHIDA) Group Art Unit: **Not Yet Assigned**
)
Serial No.: **Not Yet Assigned**) Examiner: **Not Yet Assigned**
)
Filed: **August 19, 2003**)
)
For: **COMPUTER SYSTEM AND**)
MEMORY CONTROL METHOD)

MAIL STOP PATENT APPLICATION
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

Pursuant to 37 C.F.R. §§1.56 and 1.97(b), applicant brings to the Examiner's attention the document listed on attached Form PTO-1449. A copy of the listed document is attached. Applicant respectfully requests that the Examiner consider the document listed on attached Form PTO-1449 and indicate that it was considered by making an appropriate notation on this form. This Information Disclosure Statement is being filed with the above-referenced application.

This submission does not represent that a search has been made or that no better art exists and does not constitute an admission that the listed document is material or constitutes "prior art." If the Examiner applies the document as prior art against any claim in the application and applicant determines that the cited document does not constitute "prior art" under United States law, applicant reserves the right to

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

present to the office the relevant facts and law regarding the appropriate status of such document. Applicant further reserves the right to take appropriate action to establish the patentability of the disclosed invention over the listed document, should it be applied against the claims of the present application.

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,
GARRETT & DUNNER, L.L.P.

Dated: August 19, 2003

By: 

Richard V. Burgujian
Reg. No. 31,744

Enclosures
RVB/FPD/sci

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

INFORMATION DISCLOSURE CITATION

Atty. Docket No.	04329.311	Serial No.	Not Yet Assigned
Applicant	Yoshihiro NISHIDA		
Filing Date	August 19, 2003	Group:	Not Yet Assigned

U.S. PATENT DOCUMENTS							
Examiner Initial*		Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS							
		Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	
	IDT., "High-Speed 4K x 16 Dual-Port Static RAM", IDT7024S/L; FIFO Memory, pp. 1-21, Integrated Device Technology, Inc., Santa Clara, California, (April 2000).

Examiner	Date Considered
*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	
Form PTO 1449	Patent and Trademark Office - U.S. Department of Commerce